CXL™ Memory Fabric — Active

Powering

Worldwide

IntelliProp pioneers the composable data center through CXL™ fabric management and silicon-proven IP cores. Eliminating stranded memory since 1998.

CXL Omega Platform IP Core Catalog
Member // CXL ConsortiumPCI-SIGJEDECNVM ExpressSATA-IO
50%
of cloud server costs
are memory-driven
25+
years of ASIC
design expertise
30+
silicon-proven
IP cores
1st
to market with
CXL memory fabric
// Core Capabilities

What We Build

01

CXL Omega
Fabric

The world's first fully disaggregated, dynamically composable memory fabric. Recover billions lost to stranded memory — any CPU, any memory pool, dynamically.

Learn more →
02

Design
IP Cores

30+ silicon-proven Verilog/VHDL cores for NVMe, SATA, SAS, Gen-Z, PCIe, AES Encryption, and RAID. Proven in FPGA, ASIC, and Structured ASIC designs.

View catalog →
03

Contract
Engineering

Expert ASIC design and verification services since 1998. Our engineers embed with your team — deep domain expertise across every major memory and storage protocol.

Learn more →
// CXL Omega Platform

Solving the
Memory Gap

Memory represents 50% of public cloud server costs. Stranded memory — compute-locked capacity sitting idle — costs data centers billions annually.

Omega disaggregates memory from compute entirely. Any processor can access any memory pool, dynamically, over CXL — recovering that lost value without hardware redesign.

Omega Platform White Papers
System Telemetry LIVE
Protocol CXL 1.1 / 2.0 / 3.0
Memory type DDR5, LPDDR5, HBM
Latency ~47 ns fabric overhead
Bandwidth Up to 256 GB/s per port
Management Dynamic pool composition
Status Production silicon
FIRST TO MARKET // CXL MEMORY FABRIC
// IP Core Portfolio

Silicon-Proven Cores

Verilog / VHDL IP for every major memory and storage protocol. Rigorously verified — pseudo-random simulation, functional coverage, regression tested.

CXL

Fabric switch, memory controller, composability management

NVMe

Host accelerator, target core, NVMe-to-SATA bridge, 1:1 bridge

SATA

Host app, AHCI, device ADCI, Y-bridge, port multiplier

SAS

Initiator, target, speed bridge — RAID-0 ready

Gen-Z

Requester, responder, switch, ZMMU, link & physical layer

AES

AES-XTS / GCM / CTR, BCH ECC — hardware datapath

Flash

ONFI 3.0, Toggle, async controller — NAND/SSD ready

RAID

SATA RAID core, extensible to RAID-5

View Full Catalog — 30+ Cores
// Industry Participation
CXL Consortium PCI-SIG JEDEC NVM Express ONFI SATA-IO
Technology Partners
Achronix Intel PSG Xilinx / AMD Cadence Mentor Graphics Avery Design Andes Technology Lattice Semi Fujisoft
// Latest Transmissions

News & Updates

All News

SuperCompute 22

Join IntelliProp at SuperCompute 22 (SC22) in Dallas next week! CEO John Spiers, CTO Hiren Patel, and EVP of Engineering Tracy Spitler…

Read →
// Initiate Contact

Ready to redesign
your memory architecture?

Start a Conversation 303.774.0535