Skip to main content

Our
Technology

Pioneering the composable data center through CXL™ Omega Fabric and next-generation memory-semantic interconnect protocols. Enabling any processor to access any memory, dynamically.

Production Silicon CXL 1.1 / 2.0 / 3.0

The Bridge to
CXL 3.0 Scaling

While the industry is just now adopting CXL CPUs, IntelliProp's Omega Platform is already providing the Fabric Orchestration required to scale them. The world's first fully disaggregated, dynamically composable memory fabric — delivering ~47 ns overhead and up to 256 GB/s per port in production silicon.

Any processor can access any memory pool, dynamically, without software overhead. IntelliProp was first to market with composable CXL memory fabric — integrating into existing rack architectures without hardware redesign.

Explore the Full Platform Watch Overview Video
Omega Specifications Production
Protocol support CXL 1.1 / 2.0 / 3.0
Fabric latency ~47 ns overhead
Bandwidth Up to 256 GB/s per port
Memory type DDR5, LPDDR5, HBM2e
Composition Dynamic pool assignment
Target designs FPGA, Structured ASIC, ASIC

What is Gen-Z?

Gen-Z is a high-performance, low-latency, memory-semantic fabric enabling communication between every device in a system. It simplifies every interface while providing the building blocks for solutions where every device — compute, memory, and storage — is a peer communicating in the same memory-semantic language.

Gen-Z differs fundamentally from PCIe: it allows multiple Root-Complex equivalents called requesters within a given fabric subnet. Every component has equal access to the memory fabric — compute, GPU, accelerator, or storage — without the asymmetric Root Complex / Endpoint constraint of PCIe.

Gen-Z breaks the processor-to-memory linkage. Once memory is disaggregated from the processor, it scales independently — different types of media (volatile and non-volatile) can co-exist behind a transparent media controller, scaled exactly as required by the workload.

Why Gen-Z is Needed
// Memory bandwidth per CPU core continues to decrease
// Memory capacity per core is generally flat
// Memory evolves on a different cadence than CPUs
// Exponential data growth overwhelms traditional architectures
// Real-time analysis requires low-latency fabric access
// Rack-scale composability requires high-BW, low-latency interconnect

SoC Dual Boot PCIe / Gen-Z

IntelliProp's dual-boot architecture enables new CPU/SoC designs to support both PCIe Root Complex and Gen-Z Requester/Responder protocol stacks, sharing the same gigabit transceivers. System firmware configures the IO interface as a mixed PCIe/Gen-Z complex, dual PCIe, or dual Gen-Z — giving SoC designers full flexibility while maintaining legacy PCIe compatibility.

Gen-Z Switch

IntelliProp's Gen-Z Switch IP enables multi-port switching across the Gen-Z fabric, allowing multiple processors and SoCs to share and provision memory resources securely and with low latency. The switch integrates Gen-Z Requester and Responder blocks with a PCIe endpoint for bridging from legacy hosts without native Gen-Z interfaces. Implementable in both FPGA and ASIC designs.

Gen-Z Media Controller

The IntelliProp Gen-Z Media Controller ("Mamba") enables mixed DRAM/NAND memory modules to participate as equal members on the Gen-Z bus. Multiple processors, GPUs, and other devices can share and provision these resources directly. The media controller offloads certain media operations — accelerating them without requiring data to traverse into the processor cache, improving both latency and application performance.

Technical Publications

2020 — CXL Consortium

Compute Express Link™ Consortium Announces CXL 2.0 Specification

Coverage of the CXL 2.0 specification launch and IntelliProp's role in the CXL Consortium's standards work. Written by Larry Cleland, Director Sales & Marketing.

Read on Legacy Site
2020 — Memory Technology

Early Availability of Key Design IP is Critical for Enabling New Standards

How IntelliProp accelerates standards adoption by delivering IP cores early in the specification lifecycle, giving customers first-mover advantage in new protocol deployments.

Read on Legacy Site
2021 — Gen-Z / Memory

Gen-Z Memory-Centric Capabilities and the Potential to Disrupt Data Center Architecture

Co-authored by IntelliProp and SMART Modular Technologies. Explores Gen-Z's potential to break traditional processor-memory coupling and enable truly composable infrastructure.

Read on Legacy Site

Technical Videos

CXL Omega Platform

Composable Memory Fabric Explainer

A technical walkthrough of how Omega's Fabric Orchestration eliminates stranded memory, delivers deterministic low-latency performance, and scales with CXL 3.0.

Full platform details →
// Go Deeper

Ready to explore
CXL Omega for your design?